


VERSION	ACTION	DATE	AUTHOR
1.0	Initial draft	05/07/2026	Abdulmalek Aldossery

Task #1.1

Using SystemVerilog, implement the following design by connected the blocks (USE the design source below)





comparator.sv:

```

1 module comparator(AeqB, AltB, AgtB, a, b);
2
3 input [3:0] a,b;
4 output AeqB, AltB, AgtB;
5
6 assign AeqB = (A == B)? 1 : 0;
7 assign AltB = (A < B)? 1 : 0;
8 assign AgtB = (A > B)? 1 : 0;
9 endmodule

```





Task #1.2

Given the following SystemVerilog design for prime Circuit that check the 3-bit binary number is prime or not (Prime numbers are those number that can be divided by only 1 or itself like 2,3,5,7). You are asked to write the test bench to verify the design (USE the design source below):


A2	A1	A0	isPrime
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

prime.sv:

```

1 module prime(
2
3 input logic [2:0] A,
4 output logic isPrime
5
6 );
7
8 assign isPrime = (A[2])? A[0]: A[1];
9
10 endmodule

```



SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_prime

prime.sv x tb_prime.sv x Untitled 4* x

C:/Users/manar/project_8/project_8.srscs/sim_1/new/tb_prime.sv

```

1 timescale 1ns/1ps
2
3 module tb_prime;
4
5     logic [2:0] A;
6     logic isPrime;
7     logic expected;
8
9     // Instantiate DUT
10    prime DUT (
11        .A (A),
12        .isPrime (isPrime)
13    );
14
15    // Reference model based on the truth table in the task
16    function automatic logic is_prime_ref(input logic [2:0] val);
17        case (val)
18            3'b000: is_prime_ref = 1'b0;
19            3'b001: is_prime_ref = 1'b0;
20            3'b010: is_prime_ref = 1'b1;
21            3'b011: is_prime_ref = 1'b1;
22            3'b100: is_prime_ref = 1'b0;
23            3'b101: is_prime_ref = 1'b1;
24            3'b110: is_prime_ref = 1'b0;
25            3'b111: is_prime_ref = 1'b1;
26            default: is_prime_ref = 1'bx;
27        endcase
28    endfunction
29
30    integer i;
31    integer errors = 0;
32
33    initial begin
34        $display("-----");
  
```


project_9 - [C:/Users/manar/project_9/project_9.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Run Help Q: Quick Access

Synthesis Failed

10 us

Default Layout

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_comparator_top

Scope Sources

Name	Desi...	Bloc...
tb_com	Verilog	
compar	Verilog	
gl_glbl	Verilog	

Objects Protocol Instan

Name	Value	Data...
A	5	Array
B	d	Array
A	0	Logic
A	1	Logic
er	0	Array

comparator_top.v equal.v greaterThan.v Untitled 7

Name	Value
A[3:0]	5
B[3:0]	d
AgtB	0
AeqB	0
AltB	1
errors[31:0]	00000000

999,996 ps 999,998 ps 1,000,000 ps

5

c

00000000

Tcl Console Messages Log

Error (25) Warning (12) Info (175) Status (101) Show All

Vivado Commands (2 errors)

- General Messages (2 errors)
 - [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/manar/project_9/project_9/sim/sim_1/behav/xsim/elaborate.log' file for more information.
 - [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
- Elaborated Design (22 errors)
 - General Messages (22 errors)

Sim Time: 1 us